Introduction
We present a new robust compound step strategy for multirate time integration methods. The strategy applies to DAEs and to time-dependent PDEs as well. We will compare this to other known strategies like Slowest First and Fastest First and modern ones that involve some form of a compound step integration during the process. The circuit equations can be written as a DAE system of equations !£[q(t, x)] +j(t,x) = O. dt (1) We assume that some partitioning is given that distinguishes between "slow" and "fast" varying components Xs and XF. In this case (1) can be written as
:t[qF(t,xF,XS)] +jF(t,xF,XS) = 0 [qS(t,xF'XS)] +jS(t,xF,XS)
Ordinary multirate time integration aims to integrate (2)-(3) to a same accuracy using different time-steps Hand h, in which H » h. We intend to apply the approach to mixed signal simulation in which digital and analog circuitry are combined. The digital part often shows latent time behaviour, while the analog part often shows time varying activity. In addition, on the digital part less accuracy is needed than on the analog part. This gives way to combine multirate time integration with distributed tolerances. Because circuit simulators usually apply Backward Differentiation Formula (BDF) methods as time integrator we will consider multirate time integration for the most simple one, the Euler Backward method. The Slowest First strategy integrates first (2) 
Refinement phase: Solve for X~+i+l (j = 0, ... ,q -1):
Here (4)- (7) form a "Compound
Step" in which Xs is determined at
Step" is just the result of Euler Backward with a large step H, which is easy to implement. If a =~, the solutions x~+q and x~+l are simultaneously calculated. This option corresponds to the multirate method described in [1, 3] (but for Runge-Kutta and Rosenbrock-Wanner methods). Integration of (8) is the "Refinement
Step" for the fast part. It uses interpolated values x~+j+l as expressed in (9). Clearly the GC step methods solve a larger system during the Compound
Step phase than in the Slowest First or the Fastest First strategies. However, in most mixed signal applications the size of the digital parts exceeds that of the analog part several times. The GC step methods have much better stability properties than the Slowest First or the Fastest First strategies as conjectured by [4] and which is proved in [5] . For instance, considering the next two-dimensional test equation 
Aspects of Multirate Time Integration
In the sequel we assume a = 1, which is the most robust choice. We will demonstrate that this strategy elegantly fits hierarchical circuit definition. Furthermore, the impact of the partionining will be considered.
Model Problem
Using Modified Nodal Analysis, in circuit simulation applications q(t, x) = L e Beqe(t, B:x), in which qe is a local branch function. For instance, for a (linear) capacitor C(a, b) between nodes a and b, qe = C and Be = e a -eb, in which e a (resp eb) is a canonical unit vector with a 1 at place a (resp. b), and zeros elsewhere. The operators Be are defined by the topology of the network. They do not depend on t or on x. Similar results hold for the function j.
Assembly can be grouped to sub-circuits to fit hierarchical circuit definitions. In this way The source functions .Jk(t,X) may be defined by .Jk(t,X) = sin(wkt) with
Wl » W2· The role of i E of the short E serves to explicitly obtain the terminal current between the fast and the slow part (the short E can be included automatically as a "virtual" glue-elements by the simulator, see also section 3). In the refinement phase a current source can be used to define the outgoing current of the slow part.
Several partitionings Pk may be considered. Here the following are considered:
• If a partitioning P is chosen, topological matrices Bland B s can be defined in the same style as before to define for instance q(t, Bsx). The Euler Backward Compound method (a = 1) proved to be very stable due to the implicit extrapolation. Considering the last method more closely for different partitionings, we observe that P l performs best. Results are shown in Fig. 2 . However, despite the less accurate results, due to the interpolation
•~I~~~~:~~f\ 'I~~'~\" 
Interface treatment fitting hierarchical sub-circuits
At the interface, the partitioning concentrates in the" glue-elements" . A more general glue-elements is shown in Fig. 3 , from which it is clear how it can be generated. For instance, it applies to sub-circuits of which two terminals of one are connected to the same terminal of another. Note also that the connections between the sub-circuits are treated more symmetrically. Now each short can measure a particular terminal current. In the glue-elements this facilitates particular implementations for multirate integration, also when dealing with partitionings with more different multirate behaviour. 3 . Generation and different role of glue-elements. In the compound phase (at the left) shorts E 4 and E 5 allow to measure currents at the slow boundary. In the refinement phase (at the right) these current values are used to define the current sources JI and h. The boxes "fast" and "slow" can be treated as black boxes.
